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THRESHOLD LOGIC IMPLEMENTATION OF A 
MODULAR COMPUTER  SYSTEM DESIGN 
By D. Hampel, J .  H. Be inar t ,  K. J. Pros t  
RCA 
Defense Advanced Communications Lab. 
Somervi l le ,  N. J. 
1. SUMMARY 
Severa l  por t ions  of  log ic  of  the  NASA Modular Computer, t o  b e  b u i l t  
wi th  L S I ,  were des igned  wi th  threshold  log ic .  Some of t he  des igns  were 
compared wi th  TTL NAND gate  implementat ions.  The log ic  des igns  fo r  each  
func t ion  were c h a r a c t e r i z e d  by t o t a l  component count ,  connect ions,  speed 
and  power.  The t h r e s h o l d  l o g i c  c i r c u i t s  u s e d  a r r a y s  of cur ren t   swi tch ing  
modules t o  r e a l i z e  s u c h  f u n c t i o n s  a s  p a r i t y ,  p a r a l l e l  s h i f t  and r o t a t e  
l og ic ,  decod ing ,  r eg i s t e r s  and  counters. The des igns  were based  on a family 
of i n t eg ra t ed  th re sho ld  ga t e s  deve loped  in  1968-1969  and  which were shown 
t o  b e  amenable t o  LSI .  New c i r c u i t   t e c h n i q u e s  are shown t o   s i m p l i f y   l o g i c  
where ,  t r ad i t i ona l ly ,  pu re  th re sho ld  log ic  has  no t  shown advantage. 
Depending.on the number  of  components  used f o r  a TTL NAND g a t e ,  i n  
an  a r r ay ,  t he  component savings provided by threshold logic  ranged from 
s l i g h t l y  less than  2 t o  1 t o  o v e r  3 t o  1. Gate interconnect ion  complexi ty  
w a s  shown to  be  reduced  by 5 t o  1 i n  t h e  p a r i t y  c i r c u i t  t o  1 . 5  t o  1 f o r  a 
switch.  Logic  funct ion delays were genera l ly  decreased  by  almost 3 t o  1 
w i t h  t h e  t h r e s h o l d  l o g i c  w h i l e  t h e  power d i s s i p a t i o n  t o  a c h i e v e  t h i s  w a s  
also reduced anywhere from 1.5 t o  1 t o  3 t o  1. 
2 .  INTRODUCTION 
The o b j e c t i v e  of t h i s  program was t o  test t h e  a p p l i c a b i l i t y  of th reshold  
l o g i c  t o  a n  e x i s t i n g  computer design; t o  see what advantages, i f  any, would 
r e s u l t  f rom us ing  in tegra ted  threshold  ga te  a r rays  compared t o  TTL a r r a y s .  
The advent of threshold gates which are i n t e g r a b l e  i n  l a r g e  scale 
a r r a y s  (Ref. 1 )  h a s  l e d  t o  t h e  a b i l i t y  t o  r e a l i z e  t h e  t h e o r e t i c a l  a d v a n t a g e s  
o f  t h re sho ld  log ic  wi th  the  fu l l  app l i ca t ion  o f  p re sen t  t echno logy .  
The c i r cu i t  ph i lo sophy  is based  on  the  use  of current switches which 
can be interconnected to  form a v a r i e t y  o f  t h r e s h o l d  g a t e s .  S i n c e  t h e  
cur ren t  swi tches  are in  themse lves  l i ke  emi t t e r - coup led  log ic  (ECL) b locks ,  
and hence can perform an "OR" f u n c t i o n , t h e  t h r e s h o l d  g a t e s ,  i n  f a c t ,  are 
a b l e  t o  r e a l i z e  OR-THRESHOLD func t ions  (combina t iona l  OR-AND g a t e s  i f  t h e  
t"resho1d is  set t o  its maximum). Also ,   these   cur ren t   swi tches  are shown 
i n  c o n f i g u r a t i o n s  which hardly resemble classical  threshold gates  but  which 
r e a l i z e  many of t h e  computer  funct ions most  effect ively.  
These c i r c u i t  c o n c e p t s  were a p p l i e d  t o  f u n c t i o n s  f r o m  d i f f e r e n t  areas 
of t h e  Modular  Computer  and a  number of f a c t o r s  u s e d  i n  t h e  e v a l u a t i o n  of 
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l o g i c  c i r c u i t s  were ca l cu la t ed .  The same criteria were a p p l i e d  t o  con- 
v e n t i o n a l  TTL implementat ions and the resul ts  compared. 
The impact of component savings (the total  of a l l  in tegra ted  devices-  
t r a n s i s t o r s ,  d i o d e s  and r e s i s t o r s )  was demonstrated i n  a couple  of cases 
by  doing  de ta i led  component l ayou t s  and i n t e r c o n n e c t  p a t t e r n s  as would be 
used i n  i n t e g r a t e d  c i r c u i t  mask p repa ra t ion .  A l l  t h e  l o g i c  f u n c t i o n s  
s tud ied  had a s i g n i f i c a n t l y  l o w e r  (power x speed) product when implemented 
wi th  th re sho ld  c i r cu i t s .  S ince  these  f ac to r s  can  be  t r aded  o f f  t o  some 
e x t e n t ,  e i t h e r  much lower power o r  much higher  speed could be real ized 
compared t o  c o n v e n t i o n a l  s a t u r a t e d  l o g i c  c i r c u i t s .  
The help of  D r .  R. 0. Winder  of t h e  RCA Labora to r i e s ,  P r ince ton ,  N. J . ,  
i s  acknowledged. H i s  work in   threshold  logic   has   been  instrumental   toward 
the  deve lopmen t s  l ead ing  to  th i s  s tudy  as w e l l  as p rov id ing  he lp fu l  sug- 
ges t ions  on  th i s  program. 
3.  THRESHOLD LOGIC C I R C U I T  CHARACTERISTICS 
The in t eg ra t ed  th re sho ld  ga t e s  use  cu r ren t  swi t ches ,  summing r e s i s t o r s  
and emitter fo l lowers .   The i r   func t ions  are the  fol lowing:  
-Current  switches;  for  isolat ing inputs ,  comparing them t o  a 
r e f e r e n c e  and con t ro l l i ng  we l l -de f ined  cu r ren t s  u sed  fo r ,  summing 
-Summing r e s i s t o r s ;  f o r  c o n v e r t i n g  c u r r e n t s  t o  v o l t a g e s  w h i c h  
are above or below (binary 1 o r  0) t h e  r e f e r e n c e  
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-Emitter f o l l o w e r s ;  f o r  l e v e l  s h i f t i n g  a n d  p r o v i d i n g  d r i v e  
c a p a b i l i t y  
Figure 3-1 shows how these  e lements  are connec ted  in  the  gene ra l  ca se .  
The logic  symbols  for  var ious combinat ions on these elements  is g i v e n  i n  
Figure 3-2. General ly ,   the   four   types  of   funct ions  represented  can  be 
combined. 
For example,  OR'ing inputs can be used on double level gates,  etc.  
Also,  v i r t u a l  OR (wired OR) can  be  done  on  any  ga te ' s  ou tputs .  Sa tura t ion  
i s  avo ided  in  a l l  c i r c u i t s  by the  use  o f  appropr i a t e  clamp c i r c u i t s - c r o s s  
connec ted   d iodes   i n   mos t   c i r cu i t s .  Hence, t h e  c i r c u i t s  are n a t u r a l l y  h i g h  
in  speed .  The n a t u r e  of t h e  c i r c u i t r y  is such  that   complementary  outputs  
are a l w a y s  a v a i l a b l e  i f  d e s i r e d .  E x c e l l e n t  n o i s e  immunity stems from t h e  
use   o f   the   cur ren t   swi tch .  All i n p u t s  are always  compared t o  a r e f e r e n c e  
and do n o t  i n t e r f e r e  w i t h  t h e  o u t p u t  s i g n a l  u n t i l  t h e y  are c lose  (wi th in  
a few m i l l i v o l t s )  t o  t h e  r e f e r e n c e .  N o i s e  immunity as w e l l  as s ignal   swing 
depends   on   ga t e   s i ze ,   t h re sho ld   s e t t i ng ,   and   t he  power supply  used.  Typi- 
c a l l y ,  n o i s e  immunity  approaches 50% of   the  s ignal   swing.  The s i g n a l  swing 
is  about 1 2 %  (minimum) of   the power supply.   Hence,  for a 5 v o l t   s u p p l y ,  
s igna l  swing  is  600 mV and  noise  immunity  almost 300 mV. S ince  cur ren t  
switching is used ,  no ise  sources  are minimized; power t r a n s i e n t s  are ve ry  
small. 
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The c i r c u i t s  are no t  un l ike  emi t t e r - coup led  log ic .  (ECL) i n  concept, 
excep t  t ha t  cu r ren t  summing is  done in  combina t ion  wi th  OR'ing on t h e  i n p u t s  
e n a b l i n g  t h e  r e a l i z a t i o n  o f  OR-THRESHOLD funct ions  and  OR-AND func t ions .  
V i r t u a l  OR'ing on  the  outputs  i s ,  of cour se ,  a l so  poss ib l e .  
There i s  n o  p e n a l t y  i n  u s i n g  c u r r e n t  s w i t c h e s  t h i s  way a8 long as 
r e s i s t o r  r a t i o s  are h e l d  f a i r l y  c l o s e .  A c t u a l l y  f o r  a l l  of t h e  g a t e  t y p e s  
u s e d  i n  t h i s  s t u d y ,  some c r i t i ca l  r a t i o s  a r e  -3%; many o t h e r  r a t i o s  are 
25% or   h igher .   Modera te   geometr ies   read i ly   ach ieve   th i s .   Fa i r ly  good Vbe 
matching is  a l s o  n e c e s s a r y  b u t  t h i s  is a n a t u r a l  a t t r i b u t e  o f  i n t eg ra t ion .  
Differences of 220 mV pose no problem and merely cut i n  s l i g h t l y  t o  t h e  
n o i s e  immunity.  Such d i f f e r e n c e s  i n  Vbe have a neg l ig ib l e  impac t  on  c i r cu i t  
y i e l d .  
+ 
The c i r c u i t s  t r a c k  w i t h  power supply and temperature over a l a r g e  
range.  For  example, i f  an LSI  chip were designed a t  a  supply of f o u r  v o l t s  
i n  magnitude (+4 o r  - 4 ) ,  i t  would work a t  any value from 3.2 t o  6 v o l t s .  
The c i r c u i t s  work f o r  -25°C t o  +125"C; they are a c t u a l l y  f a s t e r  a t  t h e  
higher  temperature .  
The na tura l  h igher  speed  of t h e s e  c i r c u i t s  compared t o  TTL can be used 
to  advantage  to  fur ther  minimize  component count.  One example is  i n  t h e  
arithmetic un i t ;  ca r ry  r ipp le  th rough  would be  accep tab le  in  p l ace  o f  
carry lookahead. 
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Two innovat ions were a p p l i e d  t o  t h e  b a s i c  t h r e s h o l d  g a t e  d e s i g n s  
r e s u l t i n g  i n  improved  implementation of some of  the MC logic .  These were. 
1. The use  of a threshold  ga te  for  per forming  two d i f f e r e n t  f u n c t i o n s  
of i t s  inputs   s imul taneous ly ;   one   on  i t s  t rue  ou tpu t  and  ano the r  (d i f f e ren t  
one)  on i t s  complemented output .  This  technique  w a s  used i n  t h e  p a r i t y  
c i r cu i t s  in   t he   i nc remen te r   o f   t he  L 1  c h a r a c t e r   a n d   i n   t h e   a r i t h m e t i c  
c i r c u i t .  
2 .  The a p p l i c a t i o n  o f  d o u b l e  l e v e l  s w i t c h i n g  t o  t h e  t h r e s h o l d  g a t e .  
This  technique,  commonly a p p l i e d  t o  c u r r e n t  mode log ic ,  permi ts  swi tch ing  
and mul t ip l ex ing  func t ions  to  be  r ea l i zed  wi th  ve ry  low component count 
and  power d i s s i p a t i o n .  Its use was  hown i n  t h e  CAU s w i t c h  l o g i c ,  f l i p -  
f l o p  c i r c u i t s  and i n  much of t h e  L 1  charac te r .  
These c i r c u i t s  a r e  d e s c r i b e d  i n  t h e  Appendix. 
3.1 C i r c u i t  F l e x i b i l i t y  
The  improvements r e a l i z e d  i n  t h e  t h r e s h o l d  c i r c u i t  a p p r o a c h  stems, 
i n  a large  measure,   from i ts  f l ex ib i l i t y .   Cur ren t   swi t ches ,   u sed   fo r   l og ic  
and c o n t r o l  of g a t e s  are combined in  doub le  l eve l  swi t ch ing  c i r cu i t s  w i th  
OR-ing,.AND-ing, o r   o t h e r   t h r e s h o l d   s e t t i n g s .   C l u s t e r s  of cur ren t   swi tches  
can be connected to  perform major  funct ions - both combinational and sequen- 
t i a l  - in  themselves .  The standard  approach is to  syn thes i ze  these  func t ions  
from ra the r  i n f l ex ib l e  p rede f ined  b locks  such  as NAND or NOR ga tes .  
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3.2 Examples 
The c i r c u i t  and l o g i c  d e s i g n  become indistinguishable from one another 
i n  an  a r ray  of  cur ren t  swi tch ing  modules  as w e  are us ing  them; i n  TTL, t h e  
c i r c u i t  of  each gate  is p r e c i s e l y  t h e  same. For  example,  assume a threshold  
g a t e  h a s  b e e n  s p e c i f i e d  f o r  a p a r t i c u l a r  f u n c t i o n  o f  4 v a r i a b l e s  X 1’ x2’ 
X and X4; (2, 1, 1, 1; T = 3). The f u n c t i o n  i s  [X (X + X3 + X ) + X  X  X 1 .  3 1 2  4 2 3 4  
A f i f t h  v a r i a b l e  c a n  b e  i n t r o d u c e d ,  X as a t r a n s i s t o r  i n  p a r a l l e l  w i t h  5’ 
t h e  X input .  The f u n c t i o n  i s  now [(X + Xs)  (X2 + X3 + X4) + X2X3X4)]. By 1 1 
adding  another  var iab le ,  X6, as a second level s w i t c h  f o r  t h e  X i n p u t ,  
t he  func t ion  is  [(X, + Xs) (X X + X3 + X4) + X2X6X3X4]. This sequence of 
g a t e s  is shown i n  F i g u r e  3-3. 
2 
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In  each  modi f ica t ion  a component o r  two w a s  added t o  t h e  i n i t i a l  g a t e .  
Wi thout  th i s  technique ,  in  convent iona l  NAND ga te  des igns ,  a gate o r  two 
would have t o  b e  added t o  g e t  from t h e  o r i g i n a l  f u n c t i o n  t o  t h e  d e s i r e d  
funct ion.   Using  these  techniques  on  pure  threshold  gates   a l lows  the  designer  
to add cont ro l  func t ions  on t h e  component o r  c i r c u i t  l e v e l  r a t h e r  t h a n  t h e  
g a t e  l e v e l .  
3.3 I m p l i c a t i o n   o f   F l e x i b i l i t y  
One o f  t h e  i n t e r e s t i n g  f e a t u r e s  of t h re sho ld  ga t e s  is the i r  un ive r -  
s a l i t y .  T h a t  is, one  ga te  can  gene ra l ly  be  used  to  r ea l i ze  a  number of 
d i f f e r e n t  u s e f u l  f u n c t i o n s  e i t h e r  by b ias ing  inputs  or  changing  weights .  
Thus, i t  i s  a more powerful building block. Less block types are requi red  






of showing t h i s  i s  t o  p l a c e  a number of g a t e s  i n  a package with a l l  i n p u t s  
and  outputs  access ib le ;  then ,  a system could be built  with fewer package 
types and fewer total  packages i f  the package contains  threshold gates . )  [Ref .  31 
T h i s  f e a t u r e  is brought  out  in  the customized LSI  a r r a y s  c o n s i d e r e d  i n  
t h e  Modular Computers i n  t h e  s e n s e  t h a t  t h e  a r r a y  c a n  b e  c o n s i d e r e d  as a 
mosaic  of  bui lding blocks.  What we are saying is  t h a t  a given s i z e  a r r a y  
w i l l  be  capable  of  being metal l ized to  implement  more func t ions  than  a 
similar s i z e  a r r a y  composed of NAND gates  for  example.  The impl ica t ion  i s  
t h a t  t h e  c h a r a c t e r s  ( r e a l i s t i c a l l y  a package of chips) of t h e  MC can be 
r e a l i z e d  w i t h  a fewer number of ch ips  - chips  wi th  the  same diffusion masking 
and f i r s t   l a y e r  o f  me ta l l i za t ion  pa t t e rn  bu t  on ly  wi th  d i f f e ren t  s econd  l eve l  
of metal .  
3 . 4  Compatibi l i ty  
By us ing  a +5 vo l t  supp ly  fo r  t hese  new log ic  ga t e s ,  t hey  can  be  
e a s i l y  made compatible  with +5 v o l t  TTL wi th  use  of simple level s h i f t e r s .  
A t h re sho ld  ga t e  is shown i n  F i g u r e  3-4 .  It is drawn h e r e  i n  a form  which 
resembles a TTL ga te .  F igure  3 . 5  shows t h e  c i r c u i t s  r e q u i r e d  t o  g e t  i n t o  
and out  of  an array of  such threshold gates .  A s t a g e  of l o g i c  can  be  done 
i n  t h e  level t r a n s l a t i o n  p r o c e s s .  
It appea r s  poss ib l e  to  have  an  a r r ay  of threshold gates  working a t  
t h e i r  own i n t e r n a l  l e v e l s  which can be buffered on the periphery of a ch ip  
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l o g i c .  The l e v e l  s h i f t e r s  c a n  p r o v i d e  a l e v e l  of l o g i c  i n  t h e  p r o c e s s .  
I n  most cases, such a ch ip  w i l l  s t i l l  have preserved the advantages of  
t h re sho ld  log ic .  
3.5 Test ing 
The f a c t  t h a t  a l l  t h e  t h r e s h o l d  c i r c u i t s  u s e  a r e f e r e n c e  f o r  d e f i n i n g  
t h e  b i n a r y  s i g n a l  a t  eve ry  inpu t  t o  a g a t e  o f f e r s  a degree of freedom i n  
a r r a y  t e s t i n g .  By b r ing ing   t he   i n t e rna l ly   gene ra t ed   r e fe rence   vo l t age   t o  
a n  e x t e r n a l  p i n ,  i t s  v a l u e  c a n  b e  v a r i e d ,  i n  t e s t i n g  so t h a t  a l l  ga tes  can  
be  forced  to  a h igh  or  low s ta te .  Several  reference points  can be brought  
o u t  t o  s e l e c t i v e l y  f o r c e  d i f f e r e n t  l o g i c  p a t h s  o r  r e g i s t e r s  t o  known states 
s o  tha t  s impl i f ied ,  meaningfu l  tests can  be  accomplished. 
I n  t h e  t es t  and  d iagnos t ics  area, the major problems ar ise  w i t h  t h e  
s e q u e n t i a l   c i r c u i t r y   i n   a n   a r r a y  . I f  t he  states of t h e s e   c i r c u i t s   c a n  
be  eas i ly  con t ro l l ed  cons ide rab le  improvement i n  test  and d i agnos t i c  rou t ines  
are poss ib l e .  The t h r e s h o l d  l e v e l s  o f  t h e  s e q u e n t i a l  c i r c u i t s  of t h i s  s t u d y  
provide such a f l e x i b i l i t y .  
1 
3 . 6  Circuit   Comparisons 
Comparisons were made f o r  v a r i o u s  p i e c e s  of l o g i c ,  i n  t h e  m o d u l a r  
computer,  between the threshold logic and conventional TTL NAND g a t e  
1. I n  p r i v a t e  d i s c u s s i o n  w i t h  H. Jacobwitz, RCA Project  Engineer  on 
NASA, ERC T e s t  and Diagnostics Program. 
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implementat ions.   The  fol lowing  points   must   f i rs t   be   emphasized:  
-The t h r e s h o l d  l o g i c  c i r c u i t s  are bas i ca l ly  non- sa tu ra t ing  cu r ren t  
s w i t c h i n g  c i r c u i t s .  Hence, a g a t e ' s  d e l a y  i s  n a t u r a l l y  less than  a TTL 
gate   delay.   Furthermore,   s ince  fewer   delays are normally  encountered 
between input  and output ,  the apparent  speed for  a f u n c t i o n  is even  grea te r .  
It is  s e e n  t h a t  power d i s s i p a t i o n s  were comparable i n  many cases ,  whi le  
speeds were 4 times h ighe r  wi th  the  th re sho ld  c i r cu i t s .  These  des igns  were 
based  on  an  ex is t ing  in tegra ted  threshold  ga te .  In an optimum design 
t h e s e  two f ac to r s  can  be  t r aded  o f f  t o  s ave  power,  by i n c r e a s i n g  c i r c u i t  
impedance l e v e l s .  
-The number of components per TTL ga t e  wi th in  an  L S I  environment w i l l  
be less than  the  number i n  a g a t e  u s e d  f o r  d r i v i n g  o f f  t h e  c h i p .  The per- 
formance of a TTL g a t e  is  dependent on i t s  c i r cu i t  complex i ty  (no i se  
immunity,   speed,  fan-out,   etc.) .  The  number of  components-sum of a l l  
r e s i s t o r s ,  t r a n s i s t o r s  and diodes-per TTL gate could range from 5 t o  9. 
I n  t h e  T I L  o n l y  t o t a l  components  and not  ga te  count  i s  of  importance. The 
component count of a th re sho ld  ga t e  is h ighe r  (bu t  no t  by  much) f o r  j u s t  
doing a simple  Boolean  function. Compare Figure 3-4 with a 3-input TTL 
ga te .  However, in  the  des igns  examined ,  a g a t e  is  n e v e r  u s e d  f o r  j u s t  
NAND o r  NOR - it  does  complex  combina t iona l  log ic  wi th in  i t se l f .  The 
a d d i t i o n  of r e l a t i v e l y  few components accomplishes what multi-gate networds 
are r equ i r ed  fo r .  F requen t ly ,  t he  use  o f  t hese  ga t e s  obv ia t e  the  need  fo r  
t h e  complemented input   of  a var iab le .   Other  times, i t  needs compl.emented 
inpu t s  bu t  s ince  the  ga t e s  p rov ide  complemented ou tpu t s ,  component count 
14 
is h a r d l y  a f f e c t e d .  I n  TTL a n  i n v e r t e r  u s e s  a b o u t  t h e  same c i r c u i t r y  as 
a NAND g a t e .  
-A t r iggerable  f l ip - f lop  assembled  f rom NAND g a t e s  w a s  assumed t o  
c o n t a i n  6 TTL ga tes .  There  are custom c i r c u i t s  which  use  fewer  components 
than  requi red  by 6 g a t e s ,  b u t  t h e s e  f r e q u e n t l y  r e s u l t  i n  a s a c r i f i c e  o f  
r e l i a b i l i t y  ( s u c h  as spec i fy ing  c lock  rise times, less t o l e r a n c e  t o  power 
supp ly   va r i a t ions ,  etc. ) . 
-The l lo lse eources i n  a n  a r r a y  ID€ curren t  ewi tahes  are much less than 
i n  TTL p r imar i ly  due  to  e l imina t ion  of o u t p u t  c i r c u i t  c u r r e n t  t r a n s i e n t s .  
-Connections were used as a fac tor  in  compar isons .  This  is def ined 
a s  t h e  t o t a l  number  of i n p u t s  t o  a l l  c l u s t e r s  of  component recognized  as  
a gate .  This  i s  then  a measure of the  2nd l a y e r  of m e t a l l i z a t i o n  d e n s i t y .  
Its minimization i s  c o n s i d e r e d  t o  r e s u l t  i n  h i g h e r  r e l i a b i l i t y  of a chip.  
(El imina t ion  of  the  2nd l e v e l  of metal would b e  t h e  u l t i m a t e ,  b u t  i n  t h e  
complexity of t h e  c h i p s  p o s t u l a t e d  f o r  t h i s  s t u d y  t h i s  is  impossible . )  
The f i r s t  l e v e l  of metal contains power, ground, and component interconnect. 
( In  the  case  of T /L  i t  a l so  con ta ins  an  in t e rna l ly  gene ra t ed  r e fe rence  
source.)  To the  ex ten t  tha t  the  second layer  of  metal is  minimized,  there 
a re  fewer  chances  for  shor t s .  
4 .  APPLICATION OF THRESHOLD LOGIC TO NASA MODULAR COMPUTER (MC) 
The NASA MC (Ref. 2) w i l l  cons i s t  o f  a number of modules, connectable 
t o  o p e r a t e  a s  t h r e e  p a r a l l e l  p r o c e s s o r s  o r  t o  o p e r a t e  as a s ing le  p rocesso r .  
I n  t h e  la t ter  case, combinations of modules from t h e  t h r e e  p o s s i b l e  p r o c e s s o r s  
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can be patched to  form t he  s ing le  p rocesso r .  The  modules  perform  the 
f u n c t i o n s  of arithmetic u n i t s ,  c o n t r o l  u n i t s ,  memory u n i t s  and input-output 
uni ts .  These modules  or  uni ts  are connected  to  one  another  through  swithces 
under   cont ro l   o f   the   conf igura t ion   ass ignment   un i t  (CAU). The a v a i l a b i l i t y  
of good  modules i s  determined by means of hardware-software tests. 
A l l  o f  the  uni t s  (or  modules)  are, i n  t u r n ,  made  up of bu i ld ing  b locks  
def ined as c h a r a c t e r s .  A f u n c t i o n a l   c h a r a c t e r  set (10 cha rac t e r s )   has  been 
spec i f ied .   This   g roup   of   log ic   a r rays   forms  a se l f - su f f i c i en t   f ami ly   o f  
b locks  wi th  which  the  uni t s  of t h e  MC a re  syn thes i zed .  
Threshold logic  w a s  a p p l i e d  t o  t h r e e  d i f f e r e n t  d e s i g n s :  
1. A s p e c i f i c   s u b c h a r a c t e r   c i r c u i t - p a r i t y   g e n e r a t o r  and  checker 
2 .  A c o m p l e t e  c h a r a c t e r  i n  d e t a i l  - the  L1,General  Logic 
3 .  Porzions of the  Configurat ion  Assignment   Unit   which  consis ts ,   in  
a l a r g e   p a r t   o f :  P2 c h a r a c t e r s ,  Up/Down Counters;  P 3  charac te rs ,   Swi tch ;  
and G1 charac te rs ,  Regis te r  S torage .  
For each of these areas,  the following was determined for  a s p e c i f i c  
Threshold Logic design: 
o Tota l  Power 
o Ci rcu i t   Delay  
o Component l ayou t   o  estimate chip  area  requirements  
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Comparisons  were  made  with TTL designs. For  the  case  of  the  parity 
circuits  a  detailed  design was available. The L1 character  had  an  approxi- 
mate  gate  total  with  which  to  compare.  The  CAU  switch  circuit (P3  character) 
design was  known, but  the  TTL  gate  count  for  the  other  CAU  functions  were 
estimated. 
4.1 Parity  Circuits 
Parity  circuits  have  traditionally  lent  themselves  to  efficient  TIL 
implementation  (since  they  are  symmetrical  functions).  Designs  are 
available  for  minimum  delay  or  minimum  gate  performance  for  any  number  of 
bits  for  parity  generation  or  checking.  In  this  study,  a  minimum  component 
8-bit  parity  circuit  is  required.  The  speed  will  automatically  be  better 
than  any  TTL  design  because  of  the  circuits  used.  Component  count  and  not 
gate  count  is of prime  importance  in  these  circuits  (as  well as the  others 
to  be  designed) since,  in  LSI, this  is  the  determining  factor in chip  size. 
A very  straightforward  approach,  and  one  which  gives  good  results, 
is to use  the  well-known  TIL  full-adder  (with  carry  out  not  used)  two-gate 
circuit  to  realize  parity  for 3 bits  at  a  time.  This  is  shown  in  Figure 4.1-1 
along  with  the  TTL NAND gate  realization.  A  simplification  of  this  approach, 
involving  the  use  of  the  3-input  majority  gate  for  two  functions  simultaneously 
(one  each  on  its  complementary  summing  resistors)  represents  the  ultimate 
in circuit  simplicity  and  performance.  This  is  shown i Figure 4.1-2. 
The three  input  clusters  in  the  adder  design  were  duplicated - for the 
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i s  avoided by a l lowing  the  3 inpu t  cu r ren t  swi t ches  to  p rov ide  an  ou tpu t  
on t h e i r  i n v e r t e d  s i d e  t o  f e e d  a double  weighted  swi tch .  This ,  in  tu rn ,  
sums on a r e s i s t o r  w h i c h  is a l s o  u s e d  f o r  t h e  t r u e  s i d e  summing of t h e  3 
input   switches.  A more d e t a i l e d  d e s c r i p t i o n  o f  t h i s  c i r c u i t  i s  g i v e n  i n  
t h e  Appendix.   This  approach  results i n  a 8 -b i t  pa r i ty  c i r cu i t  wh ich  
uses  but  7 9  components; i t  does the job of  35 TTL g a t e s .  
The c i r c u i t  d e l a y  of the threshold gate  implementat ion of  Figure 4.1-1 
and Figure 4.1-2 are e s s e n t i a l l y  t h e  same and are composed  of f o u r  s t a g e  
delays.  A c i r c u i t  which g i v e s  two s t age  de l ays  i s  shown i n  F i g u r e  4.1-3.  
Here, t h e r e  are 5 l a r g e  g a t e s  w i t h  t o t a l  component c o u n t  s i g n i f i c a n t l y  
g r e a t e r  t h a n  t h a t  of t he  des ign  g iven .  A l so ,  no te  the  mul t ip l i c i ty  of 
connect ions for  each input  of  four  of t h e  g a t e s  - t h i s  p a r a l l e l i s m  is  i n  
- e f f e c t  r e s p o n s i b l e  f o r  t h e  i n c r e a s e d  s p e e d .  A four-gate   design (minimum 
g a t e ,  n o t  shown) aga in  has  much g r e a t e r  component  count  and  connection 
requirements.   These  points are emphasized  here   to  show t h a t  a th re sho ld  
log ic  des ign  i s  n o t  n e c e s s a r i l y  a t t r a c t i v e  f o r  a g i v e n  s i t u a t i o n  u n l e s s  
a su i tab le  approach  i s  chosen. 
Layout for  Par i ty  Ci rcu i t . - -Having  comple ted  the  c i rcu i t  des ign  and  
log ic  des ign ,  a component l a y o u t  f o r  i n t e g r a t i o n  w a s  d e s i g n e d  t o  e s t a b l i s h  
ch ip  area requirements.  The c i r cu i t  t opo logy  w a s  governed by the  fo l lowing  
f a c t o r s  : 
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P A R  ITY 
MINIMUM DELAY PARITY CIRCUIT 
Fig. 4.1-3 
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...-.._... . ... ". ..... . .. - ." ... . . - 
Transistor  Geometry 
Single  emitters 2.2 x 2.6 mils 
Multi-emitters ( 2  each) 2.6 x 3.6 mils 
Contact  openings 0.2 x 0.4 mils  min. 
Resistors 
For 2% ratios 1.5 mils  min.  width 
For  emitter-follower 0.7 mils  width 
loads 
Metal 
Two  layer  metallization 
Min.  width 
Min.  spacing 
0.3 mils 
0.3 mils 
Bonding  Pads 
4 x 4 mils 
Figure 4.1-4 shows  the  component  layout  with  single  emitter  transistors, 
two-emitter  transistors  and  both  wide  and  narrow  resistors.  The  two  over- 
lays  show  first  and  second  layer  metallization  patterns  respectively.  The 
first  layer  distributes  ground,  power  and  reference  supplies,  as  well  as 
some  gate  interconnections. 
The  total  area  (without  bonding  pads  since  this  circuit  would  probably 
be  within  a  chip)  is  1500 sq. mils.  All  reference  bias  and  clamp  circuitry 
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Fig4.1-4COMPONENT  LAYOUT FOR  PARITY CKT. 
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is  included and the topology has  not  been opt imized;  not ice  the unused 
area i n  F i g u r e  4.1-4. N e v e r t h e l e s s ,  t h i s  c i r c u i t  r e p l a c e s  35 TTL g a t e s  
implying an equivalent  of 43  sq. m i l s  pe r  ga t e .  
The p e r t i n e n t  g u i d e  l i n e s  p r o v i d e d  by NASA f o r  L S I  were: 
Dif fus ion  Geometry Separa t ion  0.5 m i l  
High  Frequency  G ometry 0.2 m i l  
D i f fus ion   fo r   Res i s to r s   1 .0  m i l  
M e t a l l i z a t i o n  Min. Spacing 0.2 m i l  
M e t a l l i z a t i o n  Max. Width 0.2 m i l  
Bonding  Pads 4 x 5 m i l  
T h e s e  f i g u r e s  g e n e r a l l y  f a l l  w i t h i n  t h o s e  i n i t i a l l y  p o s t u l a t e d  a n d  
would r e s u l t  i n  s l i g h t l y  smaller layout  areas f o r  t h e  p a r i t y  c i r c u i t  and 
t h e  L 1  l o g i c  of Sect ion 4.2 
The following, Table I, summarizes t h e  c b a r a ~ s t e r i s t i c s  of the p a r i t y  
c i r c u i t  and  compares  them t o  t h e  TTL design.  
4.2 L 1  Character  
The L 1  c h a r a c t e r  p r o v i d e s  t h e  b a s i c  l o g i c  f u n c t i o n s  s e l e c t a b l e  by 
the  microprogram. It is  8 b i t s  wide and contains  the fol lowing logic:  
Bussing 
Decoding 
Ro ta t e ,   Sh i f t ,  Complement 
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Threshold Logic  
TTL 
S L ' W R Y  OF C I R C U I T  CHARACTERISTICS 
8-Bit Pa r i ty  C i rcu i t  
so. of No. of  No. o f  Avg. Delay Avg. Power Avg. (Power x Speed) Chip Area 
Gates Components Connections  (Na o-sec.) (mw ) 16-12 (watt-sec) (sq. mils) 
4 7 9  11 32  248 7 , 9 5 0  1500 
35 210- 61 
280 
87 366  32,000 
TABLE I 
Incrementer 
L Regis te r  
Gat ing to  Output  Bus 
S h i f t s  and r o t a t e s  are implemented i n  a s i n g l e  s t e p  f o r  1 t o  31 
p o s i t i o n s  ( r a t h e r  t h a n  s e r i a l l y )  f o r  f a s t  m a n i p u l a t i o n  of da ta .  
A block diagram of the L 1  as i t  w i l l  be  synthesized with threshold 
g a t e s  i s  g iven  in  F igu re  4.2-1.  The top port ion contains  the decode and 
con t ro l ,  wh i l e  t he  lower  po r t ion  con ta ins  the  gene ra l  l og ic  func t ions .  
The fo l lowing  sec t ions  b r i e f ly  desc r ibe  each  o f  t he  b locks  and re ference  
the  c i r cu i t  d i ag rams  which  r ea l i ze  each  func t ion .  
B i t  Decoder (Figure 4.2-2).--This decoder has a th ree - l ine  inpu t  
(d2,  d3  and  d4)  and  has two output   func t ions .  The f i r s t . s e t  o f  ou tpu t  l i nes  
i s  a ''one of  eight" decode, and it  is  u s e d  f o r  t h e  1st r o t a t e  select l i n e s .  
The second set of ou tpu t  l i nes  (B i t  Mask) i s  used  to  fo rce  the  ou tpu t  of 
t h e  1st r o t a t e  t o  "0".  The  number of b i t s  t h a t  are f o r c e d  t o  a  "0" i s  
deLermined by t h e  b i t  d e c o d e r  w h i l e  t h e  b i t  mask determines from what 
d i r e c t i o n  t h e  b l a n k i n g  w i l l  occur .  
These funct ions are  accomplished with AND/NAND ga te s  in  combina t ion  
wi th  a matrix formed by in t e rconnec t ing  the  emitter fo l lower  outputs  of 
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F i r s t  . Rota te  ." S e l e c t  ~~ Lines  (Figure  4.2-3).--This  block  has  the  8-l ine 
i n p u t  f r o m ' t h e  b i t  d e c o d e r ,  t h e  LS and m i n p u t s  of t h e  m i c r o i n s t r u c t i o n ,  
and i t  decodes  for  a r o t a t e ,  s h i f t  l e f t  (S/L) o r  s h i f t  r i g h t  (SIR) command. 
I f  a r o t a t e  o r  S/L is decoded,  the  output  of  the  b i t  decoder  is f e d  i n t o  
t h e  f i r s t  r o t a t e ;  i f  t h e  command i s  f o r  a SIR, t h e  2 ' s  complement  of t h e  
b i t  d e c o d e r  is  f e d  i n t o  t h e  1st r o t a t e  select l i n e s .  
T h i s  c i r c u i t  u s e s  d o u b l e  l e v e l  s w i t c h e s  t o  e f f e c t i v e l y  g e n e r a t e  t h e  
r o t a t e  commands by AND-OR l o g i c .  
" Dec.oder . . . - .. . -[ B y t e  - . . ." and C ]  (Figure  4.2-4) .--Both decoders  have a 2- l ine 
b inary  input  and  a one  of  four  output.   Output of the  byte  decoder  is used 
as t h e  i n p u t s  t o  t h e  b y t e  select  and t h e  b y t e  mask blocks.  
The C decoder  de te rmines  what  b i t  pos i t ions  the  L 1  c h a r a c t e r  is  loca ted  
i n  (up t o  4 L 1  c h a r a c t e r s  may be  connected  together) .   Lis ted  below are 
t h e  C i n p u t s  and t h e  b i t s  a s s i g n e d  t o  t h a t  c o d e .  
Input  B i t  P o s i t i o n s  Byte 
00 1-8 0 
01  9-16 1 
10  17-24 2 
11 25-32 3 
B i t  Mask (Figure 4.2-5).--This c i r c u i t  is used  only  ,dur ing  sh i f t  com- 
mands  and i t  selects the  p rope r  L 1  c h a r a c t e r  t o  mask. For a S/L t h e  mask 









number o f  b i t s  t o  b e  masked is de te rmined  by  the  b i t  mask output  l ines of 
t h e  b i t  d e c o d e r .  
Both the funct ions of  4.2-4 and 4.2-5 are r e a l i z e d  w i t h  t h e  same type  
o f  c i r c u i t  as t h a t  o f  4.3-2. 
Byte Mask (Figure 4.2-6).--This block i s  similar t o   t h e   b i t  mask wi th  
the  excep t ion  tha t  i t  may be  app l i ed  to  more than  one  charac te r  a t  any 
given time and it masks t h e  e n t i r e  b y t e .  
Byte Select (Figure 4.2-7).--This block i s  similar t o  t h e  1st r o t a t e  
select l i n e s .  During a r o t a t e  o r  s h i f t  command, t h e  f u n c t i o n  is t h e  same 
as t h e  1st r o t a t e ,  b u t  d u r i n g  a complement  (do + d4 = 0 ,  LS = 0 and 
m = 0) a l l  f o u r  o u t p u t  l i n e s  are f o r c e d  t o  a "0 " .  
These two by te  func t ions  use  doub le  l eve l  swi t ches .  
1st Rotate   (Figure 4.2-8 ) .-- This  block i s  comprised  of 8 switching 
c i r c u i t s  and i t  h a s  1 5  d a t a  i n p u t  l i n e s  and 1 7  c o n t r o l  l i n e s .  The output  
of t h i s  b l o c k  is one  of  the  da ta  l ines ,  depending  upon t h e  select l i n e s ,  
o r  i t  i s  a l o g i c a l  z e r o  i f  a mask command is  generated.  The  mask command 
o v e r r i d e s  t h e  select l i nes ,  and  i t  can  be  used  to  force  up t o  7 of t he  ou tpu t  
l i n e s  t o  z e r o .  
E ight  bas ic  swi tches  of t h i s  t y p e  shbwn i n  F i g u r e  4.2-8 are  connected 
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2nd Rotate  (Figure 4.2-9 ).--This switch is  used t o  select one out  of  
f o u r  i n p u t s ,  and is similar i n  o p e r a t i o n  t o  t h e  s w i t c h  u s e d  f o r  t h e  1st 
r o t a t e .  
There are 32 i n p u t s  t o  t h i s  s w i t c h ,  R I ,  (output of 1st r o t a t e ) ,  R12,  
R I 3  and R14,  and each of these buses contain 8 b i t s .  F i v e  c o n t r o l  l i n e s  
are used i n  t h i s  s w i t c h ,  f o u r  select l i n e s ,  and  one mask l i n e .  The select 
l ines  de te rmine  which  input  bus  is  t o  b e  g a t e d  o n t o  t h e  o u t p u t  l i n e s ,  a n d  
t h e  mask input  i s  u s e d  t o  b l a n k  o u t  t h e  e n t i r e  b y t e  ( t h i s  i n p u t  o v e r r i d e s  
t h e  select i n p u t s ) .  
The L 1  c h a r a c t e r  must a l s o  g a t e  t h e  complement  of t he  inpu t  bus  ( IB)  
t o  t h e  o u t p u t  b u s  upon command. The o n l y  s p e c i a l  p r o v i s i o n  f o r  t h e  com- 
plement  funct ion i s  made i n  t h e  2nd r o t a t e  b l o c k .  
I f  a complement command (do  d4 = 0 , LS = 0 and m = 0)  is  decoded, 
t h e  select "0" l i n e  is  " h i "  i n  t h e  1st r o t a t e  b l o c k  ( t h i s  g a t e s  t h e  I B  
i n t o  t h e  2nd r o t a t e )  and a l l  of t h e  mask g e n e r a t o r s  and the  by te  select 
o u t p u t s  are a l o g i c a l  "0". The 2nd r o t a t e  selects t h e  RI1 bus  and t h e  
complement  of t h i s  i n p u t  is ga ted  to  the  output  bus .  
L-Register and 1ncrementer.--This circuit  uses a g a t e a b l e  f l i p - f l o p  
as d e s c r i b e d  i n  t h e  Appendix (the set f u n c t i o n  is  n o t  r e q u i r e d )  € o r  t h e  
L Regis te r  and  a modi f ied  threshold  log ic  adder  for  the .  Incrementer .  A 
r e g i s t e r  s t a g e  i s  shown i n  t h e  t o p  p a r t  of Figure 4.2-10  and an incrementer 
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The output  is the "exclusive-or"  funct ion of t h e  L b i t  and @aiXY-h 
b i t .  A carry lookahead  (and AND func t ion  of a l l  preceeding L b i t s  and 
ca r ry - in )  can  be  inco rpora t ed  in  the  f ina l  des ign  and i s  c o n s i d e r e d  i n  t h e  
f i n a l  c i r c u i t  l a y o u t  a n d  c o m p a r i s o n  f i g u r e s .  However, w i t h  t h e s e  c i r c u i t s ,  
advantage  can  be  taken  of  the i r  h igher  speed  poten t ia l  (by us ing  h igher  
power i n  t h e  c a r r y  p r o p a g a t i o n  c h a i n )  t o  e l i m i n a t e  t h e  n e e d  f o r  f u l l  l o o k  
ahead. 
C o n t r o l  t r a n s i s t o r s  on the  incrementer ,  OR'd wi th  the  L b i t  and t h e  
double weighted switch,  w i l l  cause  the  output  lead t o  r e p r e s e n t  0,  t h e  L 
r e g i s t e r  s ta te  o r   t he   i nc remen ted   ou tpu t .   (No te   t he   s l i gh t   d i f f e rence   i n  
coding i n  t h i s  d e s i g n  f o r  c o n t r o l l i n g  t h e  o u t p u t  o f  t h i s  u n i t . )  T h i s  i s  
an  example  of  the  f lex ib i l i ty  of t h i s  modular switching approach-incrementing 
and s e l e c t i o n  i s  done w i t h i n  a c l u s t e r  of  modules  not much more  complex 
than a s i n g l e  g a t e ,  as exempl i f ied  in  Sec t ion  3 .  
Figure 4 - 2 - 1 1  gives the logic  schematic  for  the L-Regis ter  and 
Incrementer.  
Table IS summarizes  the  threshold  logic  implementation  of  the L1. The 
delay through L 1  i s  30 o r  45 nano-seconds depending on whether an L Regis te r  
and  Incrementer  cycle is included.  The TTL compar i son  f igu res  fo r  t he  L1 
are not known on a f u n c t i o n a l  b a s i s .  However, a t o t a l  NAND gate  count  of  
300 has  been est imated.  This  leads to  the performance for  TTL shown on 
t h e  bottom of the table.  
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54,600 or  81,800 
180,000 or 270,000 
Note: (*x) i n  Avg. Delay Column i n d i c a t e  p a r a l l e l  o p e r a t i o n  
( t o t a l  d e l a y  i s  Ripp le  th ru  de l ay  time of L 1  c h a r a c t e r . )  
TABLE I1 
- .. 
C i r c u i t  Layout f o r  L1.--The f a b r i c a t i o n  a s s u m p t i o n s  g i v e n  f o r  t h e  P a r i t y  
Circui t  Layout  (Sect ion 3.1)  w i l l  a l s o  a p p l y  f o r  t h e  L 1  character .  Layout  
work was accompl i shed  fo r  t he  gene ra l  l og ic  po r t ions  (1st Rotate ,  2nd Rotate  
and L Register  and IDcr63menter bu t   no t   fo r   t he   decode   func t ions ) .   F igu re  4.2-12 
i s  t h e  f i r s t  r o t a t e :  ( b o t h  l a y e r s  of metal a r e  on layout ) ,  and  Figure  4.2-13 
i s  t h e  L Register  and  Incrementer.  The ro t a t e  b locks  each  con ta in  two swi tches ,  
and t h e  f i r s t  l e v e l  of metal i s  u s e d  f o r  a l l  i n t e r c o n n e c t i o n s  of t h e  two 
switches  (power,   references,   ground  and  gate   interconnect ions) .  The second 
l e v e l  of metal i s  u s e d  f o r  a l l  1/0 l i n e s  and interconnections between 
d i f f e r e n t  cel ls .  Both levels of  metal w i l l  b e  f a i r l y  p o p u l a t e d  d u e  t o  t h e  
l a r g e  number o f  1 /0  l i nes  and  and  a l so  due  to  the  f ac t  t ha t  t he re  are many 
common l i n e s  ( l i n e  s e l e c t ,  I.R. and input   bus) .  
The r e g i s t e r  and incrementer is shown €or  one s t age  on ly  and t h e  two 
l e v e l s  of w i r ing  a re  a l l  shown  on one  view. 
The area  requi rements  €or  the  var ious  b locks  are g i v e n  i n  t h e  c h a r t  
below: 
Area  Required  Total Area With 
Logic Block Components (per 2 B i t s )  In te rconnec t ion  (per  2 B i t s )  
1st Rotate  30 x 30 mils 40 x 40 m i l s  
2nd Rotate  30 x 20 mils 35 x 25 m i l s  
L R.egister 30 x 20 mils 30 x 20 mils 
and Incrementer 
For the complete L 1 ,  t h e s e  f i g u r e s  must be  m u l t i p l i e d  by f o u r .  
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NOTE: 2"'LEVEL WIRING INDICATED BY SLASHED LINES 
5 M i l s  
L REGISTER & INCREMENTER 
Fig. 4.2- I3  
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I. 
4 . 3  CAU  Logic 
Three  circuits,  accounting  for  the  bulk 0:: the  CAU,  were  designed 
with  threshold  logic.  These  are  given in the  :Iollowing  sections. 
One of  the  most  important  circuit  functions n the 01U is the 
switching  circuit  which  interconnect  the  computer  modules.  Redundancy 
of  switches  (as well as  the  whole  CAU)  is  not  possible  in  the  sense  that 
it  is  in  the  computer  modules  themselves.  Hence,  the  CAU  deserves  increased 
reliability  considerations. 
CAU  Switch  Logic.--Figure  4.3-1  shows  the  NAND  gate  and  threshold 
gate  realizations  of  a  2-input  switch.  The  NAND  gate  design  is  from  the 
actual  MCB. (In actuality,  3-input  switches wjlll be  used.) Two control 
signals  determine  which  one  of  the  two  module  inputs (in this  case  CUlQ, 
CU2Q)  are  connected  to  the  output  bus. 
The  data  summarizing  the  performance of the  two  approaches  is  given  in 
Table 111. 
Search  Mode  Logic  (SML).--Figure 4.3-2 shows  a  bit  path  of  the  SML, 
again  as  taken  from  MCB  logic,  in  both  NAND  and  threshold  logic  implementations. 
This  function  involves  the  capability  of  gating  any  one  of  four  inputs  into 
a  storage  register  and  then  into  the  Configuration  Selection  Register (CSR). 
The  comparison  for  this  function  is  given  in  Table 111. 
Parallel  Up-Down  Counter.--Another  major  portion of the CAU is  the  idle- 
time  counter  formed  by P2 characters.  These  are  up-down  counters. 
4 5  
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A prel iminary design of  a 8-s tage counter ,  such as t h e  o n e  u s e d  i n  
t h e  P2 w a s  performed. There was  no  provis ion  for  decoding  any  cont ro l  
i n p u t s  s i n c e  this was n o t  p a r t  of t h e  o r i g i n a l  t a s k s  and  de ta i led  infor -  
mation was no t  ava i l ab le .  The only design implemented was a p a r a l l e l  c o u n t e r  
which was capable of counting forward or reverse and contained byte look- 
ahead logic .  This  design was c a r r i e d  o u t  d u e  t o  t h e  e x t e n s i v e  u s e  o f  t h i s  
c o u n t e r  i n  t h e  CAU. 
The b a s i c  f l i p - f l o p  is  the  one  descr ibed  i n  the Appendix, the 4 2 
c i r c u i t ,  w i t h  t h e  a d d i t i o n  of a set and a reset inpu t  app l i ed  to  the  s l ave  
unit (Figure A-3). A l l  necessa ry  b i a s  c i t cu i . t s . a r e  cons ide red  in  the  des ign .  
The counter  is comprised of 8 i n d i v i d u a l  4 2 c i r c u i t s  w i t h  a common clock 
l i n e  f o r  t h e  s l a v e ,  w h i l e  t h e  c l o c k  f o r  t h e  master is  ga ted  ex te rna l ly  to  
t h e  f l i p - f l o p .  I n  o r d e r  f o r  t h e  master clock to  be generated,  one of  the 
fo l lowing  condi t ions  must  ex is t :  
1. The count up command is  generated  and a l l  p rev ious  f l i p - f lop  
outputs  are i n  t h e  "1" state, o r  
2. The  countdown command is  generated  and a l l  p rev ious  f l i p - f lop  
outputs  are i n  t h e  "0" state. 
During the period when t h e  master c lock  i s  inhib i ted ,  the  e lement  
is h e l d  i n  t h e  s t o r a g e  mode ( C 1 <  Vref2)  and the re fo re  the  ou tpu t  of t h e  
s l a v e  w i l l  remain the same, rega rd le s s  of t h e  state o f  t he  c lock  s ince  the  
output  i s  now t h e  same as the  inpu t .  Most of t h e  i n h i b i t  l o g i c  i s  comprised 
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of "AND-OR" gates  which increase in  complexi ty  as i t  p rogres ses  to  each  
h igher  order  f l ip - f lop .  
The number of  components,  power, etc. i s  l i s t e d  i n  T a b l e  111. 
4 . 4  Lz Cbaraeter - Arithmetic   Unit  
A pre l iminary  des ign  of  the  L2 cha rac t e r  was performed using available 
information  on i t s  func t ion .  The des igns  inc lude  a r i t hme t i c  IQgiC, r e g i s t e r s  
and bussing. 
Although the L2 w a s  n o t  i n c l u d e d  i n  t h e  o r i g i n a l  t a s k s ,  i t  i s  shown 
he re  s ince  many of i t s  circui ts  have been designed as pa r t  o f  t he  o the r  
func t ions  and s i n c e  i t  seems p a r t i c u l a r l y  a d a p t a b l e  t o  t h r e s h o l d  l o g i c .  
The c i r c u i t  f o r  t h e  r e g i s t e r  ( F i g u r e  4.4-1) i a  the storage element  deect ibed 
i n  p r e v i o u s  s e c t i o n s  and contains one data input,  one output and a t r a n s f e r  
l i n e  t h a t  would be common t o  t h e  e n t i r e  r e g i s t e r .  T h e r e  is no provis ion  
f o r  d i r e c t  set o r  reset. A t o t a l  of 16  s t ages  are r e q u i r e d  f o r  t h e  L2 
cha rac t e r .  
The basic   requirement   for   the  adder  is: f u l l   a d d i t i o n ,  mod 2 
add i t ion ,  t r ans fe r  o f  t he  A r e g i s t e r  and an i n i t i a l  c a r r y  i n p u t  o n  t h e  
lowes t  o rde r  b i t .  The f u l l  a d d e r  c i r c u i t  u s e d  i s  a modi f ied  par i ty  genera tor ;  
49 
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a ca r ry  ou tpu t  s igna l  was generated and two c o n t r o l  i n p u t s  were added 
(Figure 4 i 4 - 2 ) .  The Operation ef the  adder  is similar to t h e  p a r i t y  c i r c u i t  
( exc lud ing  the  con t ro l  i npu t  fo r  t he  p re sen t ) .  If e i t h e r  0 o r  1 of  the  
i n p u t s  are "hi" (A, B o r  C .  ), 46 is  on (its base being more posi t ive than 
Vref)  and the vol tage drop across  R5 p l u s  t h e  V drop  of Q l O  and D l  i s  
s u f f i c i e n t  t o  c a u s e  Cout t o  be  " lo"  (more nega t ive  than  Vref )  . I f  2 o r  
more inpu t s  are h i ,  t h e n  46 is off and Cout is now 2 Vbe drops below gnd 
(-1.5 V o r  a t  a "h i"  leve l ) .  This  i s  e q u a l  t o  t h e  c a r r y  o u t  f u n c t i o n  OT 
AB-+AC+BC. The  Sout is  t h e  same as i t  is  f o r - t h e  p a r i t y  c i r c u i t .  The  two 
c o n t r o l  i n p u t s ,  K l  and K2, are OR-ing i n p u t s  w i t h  t h e  B and C i n p u t s ,  




i n  
A8d Kl and K2 held  o-normal   operat ion 
Sub K l  and K2 l o ,   i n i t i a l   c a r r y   i n  = 
"1" and  ga ted   in to   the  L2 
character-normal operation 
EXCLUSIVE OR K l  = 0, K2 = 1; t h i s   c o n t r o l   o v e r -  
r i d e s  t h e  Cin input on a l l  b i t s  and t h e  
adder performs the excl. or between 
A and B. I f  x can be gated into the L2 
character  than the exclusive-or  funct ion 
can be performed 
TRANSFER A K 1  - F.2 P "1" 
B and Cin inputs  and  the  output  of  the  
adder i s  now determined by the  informat ion  
in t h e  "A" r e g i s t e r  
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The complete adder is shown i n  F i g u r e  6 . 4 - 3 ,  and i t  inc ludes  fou r  th re sho ld  
ga tes  to  per form in te rna l  car ry- look  ahead .  The propagation delay between 
Cin t o  C8 i s  approximately 30 nano-seconds, C t o  S8  is  approximately 52 
nano-seconds  and the   de l ay   €o r  32 b i t s  (C -- S32) would be on the order  
of 142  n s .  I f  t h e  d e l a y  times are excessive,  then the carry lookahead 
can be modif ied to  perform byte  paral le l  lookahead.  
i n  
i n  
A complete breakdown on the number of components, speed, e k - 9  i s  
given i n   T a b l e  IV. 
5. CONCLUSIONS 
The e f f i c i e n c y  of l og ic  to  pe r fo rm a given function can be measured 
by circuit  complexity and energy (power x speed)*  necessary  to  ca lcu la te  
t he   func t ion .   In  L S I ,  c i rcu i t   complexi ty  relates t o  t o t a l  component count ,  
t h e  component geomet r i e s   and   t he i r   connec t iv i ty .   These ,   i n   t u rn ,   d i c t a t e  
t h e  a l l  important  chip area and  metall ization  complexity.  Less second 
l a y e r  metal means less t o  go wrong. 
It has been shown t h a t  t h e  u s e  of t h r e s h o l d  l o g i c  p r o v i d e s  b e n e f i t s  
i n   a l l  areas. The t h r e s h o l d  c i r c u i t s  were composed of non-saturat ing 
cur ren t  swi tches .  
*Frequently, i t  is  one or  the  o ther  of  these  which  i s  the determining 
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7.5 201stage 150lstage 
320 Total 
ADDER 
‘in  ‘08- -30 720 
C + S32=142 in 
37,800lbyte 
410,400 for 4 byte 
TABLE IV 
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This  w a s  done by doing detai led logic  and circui t  designs on 
s e l e c t e d ,  r e p r e s e n t a t i v e  p o r t i o n s  of t h e  Modular Computer System, and 
comparing the resul ts ,  most  of t h e  cases, w i t h  s a t u r a t e d  NAND ga te  des igns .  
Comparisons wi th  convent iona l  cur ren t  mode (emitter coupled logic)  OR/NOR 
g a t e s  would show s t i l l  g rea t e r  advan tage  in  f avor  of th reshold  log ic  tech-  
niques.  
Some of t h e  NAND g a t e  l o g i c  d e s i g n  c h a r a c t e r i s t i c s  were conjectured 
and w i l l  depend  on the i r  u l t ima te  imp lemen ta t ion  in  L S I .  (Table V g ives  
the comparison data, where available, summarized from Tables 1-111. 
o I n  no case were any  of the  des igns  worse  in  any  respec t  to  
a TTL design.  
o It appea r s   t ha t   fo r   func t ions   such  as decoding, minimum advan- 
t age  is obtained.   This  i s  expected  with  threshold  logic .  
o For   the   bu lk  of f u n c t i o n s   i n   t h i s  computer   (switching,   paral le l  
s h i f t  and ro t a t e ,  coun t ing )  component count i s  reduced by a fac tor  of  2 t o  
2.5.  These  functions  have  tradit ionally  been  weaker  spots  for  threshold 
log ic ,  bu t  some new techniques have given these advantages.  
o As expected symmetrical t y p e   f u n c t i o n s   ( p a r i t y   c i r c u i t s ,  
a r i t hme t i c  func t ions )  p rov ide  the  g rea t e s t  component savings - a fac tor  of  
3 o r  more. 
o Connection  complexity is subs tan t ia l ly   reduced .   In   those  
cases where  computer  par t i t ion ing  has  resu l ted  in  the  use  of  charac te rs  wi th  
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a l a r g e  number of  1/0 connect ions and only one or  two levels of  log ic ,  
t he  sav ings  in  connec t ions  is  p r imar i ly  among t h e  components comprising 
a ga te .  In  o the r  cases, i t  shows  on the  in t e r -ga te  level ( p a r i t y  c i r c u i t ) .  
o One o f  t he  mos t  su rp r i s ing  r e su l t s  i s  t h e  f a c t  t . h a t  h i g h e r  
speeds are poss ib le  wi th  lower  power fo r  eve ry th ing  s tud ied .  
o T h e s e   c i r c u i t s  work a t  t h e i r  own, r a t h e r   u n i q u e ,   i n t e r n a l  
s i g n a l  levels. However, s h i f t i n g  t o  and  f rom  saturated  logic  levels i s  
easy and would not  apprec iab ly  alter sav ings  of fe red  by  threshold  log ic .  
o The implicat ions  of  2 o r  3 t o  1 savings   in   complexi ty  is 
important i f  t h e  f u n c t i o n  on a 10,000 sq. m i l  ch ip  had t o  b e  r e a l i z e d  on 
a 20,000 t p  30,000 sq. m i l  chip.  The technology is such as to  a lways  favor  
a small  monoli thic  die .  
o Test ing  of   threshold  vs .  NAND ga tes ,   a l though somewhat hypo- 
t h e t i c a l  a t  t h i s  time appea r s  t o  be  eas i e r  w i th  the  th re sho ld  t echn iques  
f o r  two r easons .  F i r s t ,  t he re  is  less t o  test and  second,having  control 
of a re ference  vol tage  provides  a degree of freedom i n  t e s t i n g  and diagnosis.  
Any advances in  the  t echno logy  - smaller, f a s t e r  t r a n s i s t o r s ,  s m a l l e r  
r e s i s to r  geomet r i e s  fo r  g iven  accu racy ,  etc.  - can  be  u t i l i zed  by t h e  
th re sho ld  log ic  as w e l l  as any o the r  l og ic .  S t anda rd  in t eg ra t ion  f ab r i ca t ion  
processes  can be used (gold doping i s  not  requi red) .  
In  custom i n t e g r a t e d  d e s i g n s ,  c i r c u i t  " t r i c k s "  are frequent ly  used 
to  s impl i fy  a c i r c u i t  w i t h  l i t t l e  o r  no e f f e c t  on the  outs ide  wor ld .  This  
i s  p a r t i c u l a r l y  t r u e  i n  MOS l o g i c  a r r a y s  a n d  i n  memory ar rays  (b i -polar  
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and MOS). These " t r icks"  are def ined as a va r i a t ion  f rom the  use  of pure 
Boo lean  ga te s  to  r ea l i ze  a func t ion  o r  t he  use  of a component (or more) 
i n  combination with a convent iona l  ga te  to  per form a b igger  func t ion  than  
the  ga t e  can  do  by i t s e l f .  The techniques of th i s  s tudy  can  be  v iewed as 
a n  e x t e n s i o n  o f  t h i s  i d e a  t o  a much la rger  degree  in  combina t ion  wi th  
classic threshold  log ic  theory .  It is t he  app l i ca t ion  o f  t h i s  t heo ry  wh ich  
a l lows  the  sys temat ic  synthes is  of  func t ions ;  var ia t ions  appear  for  fur ther  
c i r c u i t  s i m p l i f i c a t i o n .  
It seems t h a t  w i t h  t h e  a p p l i c a t i o n  of t h re sho ld  log ic ,  t he  pe r fo r -  
mance of  b i -polar  technology could  s igni f icant ly  be  increased  to  a id  in  
t h e  s o l u t i o n  of some L S I  problems. 
5.1 Impl ica t ion  
A s a v i n g s  i n  component count (and hence chip area) can  a f f ec t  t he  
des ign  to  vary ing  degrees .  For example, assume tha t  ch ips  can  be  fabr i -  
c a t e d  w i t h  h i g h  r e l i a b i l i t y  i n  s i z e s  o n l y  up to  120  x 120 m i l s .  I f  a TIL 
design used 80 x 80 mils and a TTL d e s i g n  t h e  f u l l  1 2 0  x 120 mils, t h e  
improvement w i l l  r e s u l t  i n  b e t t e r  y i e l d s  s i m p l i c i t y  and less power. This  
i s  a l l  t o  t h e  good  and  would r ep resen t  an  improvement. I f ,  however, a 
T I L  design used 120 x 120 mils and TTL then needed 2 c h i p s ,  t h e  improvement 
is of a much higher  order .  We a r e  now decreasing external  conqect ions - 
a more i m p o r t a n t  r e l i a b i l i t y  f a c t o r  t h a n  a d e c r e a s e  i n  area o r  2nd l a y e r  
metal connec t iv i ty .  
Also, t h e  f u n c t i o n  c a p a c i t y  p e r  c h i p  w i l l  a f f e c t  t h e  l o g i c  c h a r a c t e r  
pa r t i t i on ing .  
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Threshold  log ic  per  se f o r  t h e  computer  funct ions s tudied is used i n  
i t s  pure  form i n  t h e  p a r i t y  c i r c u i t s  and  incrementer of t h e  L1. It would 
also be used to tremendous advantage in L2-the arithmetic charac te r .  
I n  most o the r  cases, t h e  g a t e s  h a v e  t h e i r  t h r e s h o l d s  set f o r  t h e  AND func t ion  
so t h a t  b a s i c  OR-AND l o g i c  i s  done. The current switch modules of t h e  g a t e s  
are u s e d  f o r  f l i p - f l o p s  ( a s  i n  t h e  r e g i s t e r s  and c o u n t e r s )  d i g i t a l  m u l t i -  
plexing and switching (as in  the  combina t iona l  Rota te  and  Shi f t  func t ions . )  
Switching functions which have previously been weak areas fo r  t h re sho ld  
log ic  have  been  rea l ized  wi th  compat ib le  c i rcu i t  t echniques  and wi th  com- 
parable  component savings and eff ic iency  over   convent ionnl   methods.   This  
i s  viewed as a break th rough  in  ove ra l l  L S I  design.  
5 . 2  Comparison With MOS 
It i s  acknowledged t h a t  due t o  t h e  smeller geometries of MOS t r a n s i s t o r s  
and t h e  u s e  of MOS d e v i c e s  i n  p l a c e  o f  r e s i s t o r s ,  t h a t  t h e  p a c k i n g  d e n s i t y  
of MOS a r r a y s  i s  g rea t e r  t han  fo r  b i -po la r  a r r ays .  However, when cons ider ing  
the improvements  in  bi-polar  device and circui t  techniques ( threshold 
l o g i c )  t h i s  d i f f e r e n c e  i s  becoming smaller. A s  a matter of f a c t  t h e r e  
i s  conceivably no d i f f e r e n c e  i n  some of   the  funct ions  s tudied.   Also,  i t  
appears  tha t  packages  may be  p in  l imi ted  due  to  a combinat ion of  par t i t ioning 
and p h y s i c a l  f a c t o r s  so t h a t  improved packing densi ty ,  af ter  a while ,  has  
l i t t l e  importance. 
Whereas, the  b i -polar  des igns  shown can work a t  c lock rates of 10 MHz 
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t o  25 MHz o r  h i g h e r  t h e  MOS speed would be a naximum of about 5 M H z  al though 
improvements can be expected i n   t h i s  area. 
F ina l ly ,  G. R. Madland,  President  Integrated Circui t  Eng. Corp. 
emphasized the rel iabi l i ty  of  bi-polar  I C ' s  i n  "MOS In t eg ra t ed  C i rcu i t -  
The Designer 's  Dilemma," WESCON, August 1969 i n  a comparison between the two 
technologies.   Although  there are more p rocess ing  s t eps ,  t hese  s t eps  are 
no t  gene ra l ly  a s  c r i t i c a l  as t h o s e  i n  MOS and they are, by now, w e l l  proven. 
Power.--Many of t h e  f u n c t i o n s  shown with bi-polar  threshold logic  do 
not  take  apprec iab ly  more  power than MOS c i r c u i t s  would i f  t h e y  had t o  work 
a t  t h e  r e q u i r e d  s p e e d s ;  i n  f a c t ,  i t  might  take less. This  inc ludes  C/MOS! 
The dynamic power for a C/MOS g a t e  i s  Pd = CV f .  (The s ta t ic  power may 
be  neg lec t ed  fo r  C/MOS bu t  no t  necessa r i ly  fo r  P/MOS). As an  example of 
t h i s  assume : 
2 
c = 10 pf 
V = l O V  
f = 5 MHz 
then P = 5 mW 
For the L 1  c h a r a c t e r ,  t h e  F i r s t  R o t a t e  and  Second Rota te  func t ions  
would requi re  about  70 gates each; hence,  power pe r  ro t a t e  func t ion  cou ld  
reach 359 mW. 
The power wi th  the  th re sho ld  ga t e  swi t ch ing  c i r cu i t s  w a s  224 mW a t  a 
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delay  of  about 7.5 nano-seconds.  This power i s  f a i r ly  cons t an t ,  i ndependen t  
of l o g i c  states. The MOS power, of course, depends on how  many ga tes  swi tch  
each  cyc le .  In  the  ro ta te  log ic  th i s  can  vary  f rom 1/8 t o  718 of  the 
maximum. For   es t imat ing  purposes ,  assume a 33% du ty   cyc le   pe r   ga t e .  Then 
the  b i -polar  power  would be no more than twice than C/MOS power. This 
power d i f f e r e n c e  would be less f o r  t h e  arithmetic l o g i c  a n d  p a r i t y  c i r c u i t s .  
The C/MOS would show much h igher  power s a v i n g s  i n  t h e  l a t te r  s t ages  o f  t he  
I d l e  Time Counter  and in  the  decod ing  func t ions .  The po in t  i s ,  t h a t  f o r  
these speeds,  MOS c i r c u i t s  s h o u l d  n o t  b e  c h o s e n  f o r  power sav ings  a lone .  
The t h r e s h o l d  c i r c u i t s  power when compared t o  TTL has  a l ready been 
shown i n  some of t h e  estimates. The L 1 ,  TTL des ign ,  has  not  been  de ta i led ,  
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APPENDIX 
A-1 Improved  Threshold Gate C i r c u i t  
Frequent ly ,  one  threshold  ga te  feeds  a second threshold gate where 
the second gate  has  (among o t h e r s )  t h e  same set of  inputs  as t h e  f i r s t  
ga te .   This  is t r u e  i n  p a r i t y  c i r c u i t s  ahd adders .  To s impl i fy   t he  
th re sho ld  c i r cu i t  r ea l i za t ion  o f  such  func t ions ,  t he  complemented s i d e  sum 
r e s i s t o r  is  u s e d  f o r  t h e  f i r s t  g a t e ' s  f u n c t i o n  w h i l e  t h e  t r u e  s i d e  sum r e s i s t o r  
i s  used fo r  t he  second  ga te ' s  func t ion .  Th i s  la t ter  r e s i s t o r  t h e n  sums 
t h e  f i r s t  g a t e  and one or more modules r e p r e s e n t i n g  t h e  a d d i t i o n a l  i n p u t s  
to  the  second ga te .  
A s c h e m a t i c  i l l u s t r a t i n g  t h i s  f o r  a 3- input  par i ty  func t ion  i s  shown 
i n  F i g u r e  A-1, wi th  its l o g i c  symbol. 
The Res i s to r  R1 ca lcu la t e s  t he  inve r t ed  ma jo r i ty  func t ion  of t h e  3 
inpu t s  and f eeds  a double weighted module. This module then feeds R2 which 
is a l s o  f e d  by t h e  3 inputs .  The va lue  of R2 i s  such as t o  c a l c u l a t e  t h e  
315 ma jo r i ty  func t ion .  I f  2 o r  3 inpu t s  are h i ,  the  bot tom dec is ion  swi tch  
con t r ibu te s  a double current through R2;  o therwise ,  i t  cont r ibu tes  zero  
cur ren t .   Therefore :  
# of  Inputs H i  Unit  of  Current  thru R2 Output 
0 3 l o  
1 2 h i  
2 3 l o  
3 2 h i  
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IMPROVED  THRESHOLD LOGIC PARITY  CIRCUIT 
Fig. A-I 
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The ou tpu t  r ep resen t s  odd p a r i t y .  The sum point  var ies  between 2 
and 3 h i  and so doesn ' t  require  any clamp control .  The 3- input  major i ty  
s i d e  is clamped  by a t r a n s i s t o r  so a s  t o  p r e v e n t  t h e  i n p u t  t r a n s i s t o r s  from 
sa tu ra t ing .  The same temperature and power supp ly  va r i a t ion  immunity  apply 
t o  t h i s  c i r c u i t  as t o  t h e  o r i g i n a l  d u a l - t h r e s h o l d  g a t e  c i r c u i t s  f o r  t h i s  
f unct  ion.  
Three  dec is ion  swi tches  wi th  assoc ia ted  power d r a i n  and connections 
have been eliminated compared t o  a convent iona l  th reshold  log ic  des ign .  
This  doubles  the improvement (over  an already 3 t o  1 improvement, with 
s t ra ightforward threshold gates)  in  connect ions,  components ,  e tc . ,  as 
brought  out  in  Sect ion 3.1 when compared t o  NAND g a t e  r e a l i z a t i o n s .  
A-2 Switching  Circuits  (Figure A-2) 
Up t o  now, s w i t c h i n g  c i r c u i t s  of t he  type  shown i n  F i g u r e  a have used 
OR'ing inpu t s  w i th  the  th re sho ld  set a t  i t s  maximum so  t h a t  OR-AND ga te s  
were r e a l i z e d .  If a l l  but  one of t h e  c o n t r o l  s i g n a l s ,  Ki, are l o ,  then 
the   ou tput  is  X T h i s   c i r c u i t  uses n u n i t s  of power and  required  inverted 
inpu t s .  In Figure  b i s  shown a n  a l t e r n a t i v e  c i r c u i t  a p p r o a c h .  The X 
i' 
i n p u t s  are brought  into upper  decis ion switches and the  con t ro l  i npu t s ,  K, 
are brought  in to  Lover decis ion swithces .  Signals  and the reference vol tage 
brought into bottom switches are d isp laced  by a d iode  o r  Vbe drop from the 
levels of t he  uppe r  swi t ches .  Th i s  c i r cu i t  u ses  1 u n i t  of  power,  and does 
no t  r equ i r e  complemented  inputs. It is realized with the modules used 





(a) SWITCHING  CIRCUIT 
(b)  IMPROVED SWITCHING CIRCUIT 
Fig. A - 2  
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prev ious ly .  OR ' ing  inpu t s  can  be  used  fo r  l og ic  and cont ro l  on  upper  o r  
l o w e r  s w i t c h e s  g i v i n g  a d d e d  f l e x i b i l i t y .  S a t u r a t i o n  is  avoided  with  s imple 
clamp c i r c u i t s  as previous ly  descr ibed  and  speeds  are comparab le  to  s ing le  
level t h r e s h o l d  c i r c u i t s .  
A-3 Flip-Flops  With  Switching  Circui ts  
F igure  A-3 shows a b a s i c  f l i p - f l o p  ( F / F )  c i r c u i t  a n d  t h e  l o g i c  f o r  
us ing  i t  as a S-R g a t e a b l e  F / F  o r  a mas te r - s l ave  F /F .  In  p r inc ip l e ,  when 
the clock (which i s  a lways  fed  to  a lower level swi tch)  is h i ,  c o n t r o l  i s  
exe r t ed  by t h e  i n p u t  - the  output  takes  on  the  va lue  of  the  input .  When 
the  c lock  goes  l o ,  the  output ,  which  is fed back to  one of  the  upper 
swi t ches ,   con t ro l s ,   and  so  t h e  c i r c u i t  i s  i n  i t s  s to rage   phase .  Wi.th t h e  
add i t ion  o f  OR ' ing  inpu t s ,  add i t iona l  swi t ches ,  l og ic  can  be  done  in  con- 
j u n c t i o n  w i t h  s t o r a g e .  Complementary ou tpu t s  are a v a i l a b l e  by simply 
adding a r e s i s t o r  and  F/F  on  the  inver ted  s ide .  A master-slave can be used 
as a b inary  counter  by f eed ing  the  inve r t ed  ou tpu t  o f  t he  s l ave  back  to  
the  inpu t  o f  t he  master. 
I n  m a s t e r - s l a v e  c i r c u i t s  ( u s e d  f o r  s h i f t  r e g i s t e r s  as well as count ing)  
t h e  r e f e r e n c e  v o l t a g e  f o r  t h e  master, Vref is designed t G  b e  s l i g h t l y  d i f -  
f e r e n t  f r o m  t h a t  o f  t h e  s l a v e  so t h a t  t h e i r  are no s p e c i f i c a t i o n s  o n  c l o c k  
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S-R GATEABLE FLIP-FLOP MASTER - SLAVE 
Fig. A - 3  
FLIP-FLOP  CIRCUITS USING THRESHOLD SWITCHES 
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